
mem_reg
clk
addr[13:0]
datain[7:0]
WCLK
WE2
RA1[13:0]
WA2[13:0]
WD2[7:0]
RO1[7:0]
RTL_RAM
dataout_reg[7:0]
C
CE
D
OE
Q
RTL_REG
dataout[7:0]
dataout_i
S=1'b1
S=default
I0
I1
O
S
RTL_MUX
dataout1_i
we
RTL_AND
dataout2_i
ce1
ce2
RTL_AND
dataout0_i
oe
RTL_AND